when a chip is idle, it consumes 20a, and at full-power mode, it consumes 40a. the chip operates at 2ghz, and it takes n clock cycles to transition from idle mode to full-power mode. assume that the power supply has 20ph of series inductance. to limit the power supply noise caused by this transition to be less than or equal to100mv, what is the constraint on n?